Read our cookies policy and privacy statement for more information.
×Las Vegas, Nevada•
VLSI CAD algorithms for partitioning, floor planning, placement, routing, layout, and compaction. Test process and equipment, fault modeling and simulation, defects, Automatic Test Pattern Generation (ATPG), built-in self-test, design for testability
Units: 3.0