Read our cookies policy and privacy statement for more information.
×Tampa, Florida•
Scalable CMOS layout design, circuit extraction, transistor-level and lay-out level simulation, SPICE parameters/modeling, transistor sizing, standard and macro-cell based layout, static/dynamic CMOS, combinational/sequential block layout, memory I/O design.
Units: 1.0